A Multiplier/Divider clocking circuit uses multipliers and dividers on the input signal to generate an output with a higher or lower frequency than the source. These devices are most commonly used for distribution as well, having multiple outputs at the new frequency. PLL based clocks are required for multiplying to a higher frequency, but for simple integer division to lower the frequency, a counter can be used instead of a PLL.

