Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Slide 24 Slide 25 Slide 26 Slide 27 Slide 28 Slide 29 Slide 30 Slide 31 Slide 32 Slide 33 Slide 34 Slide 35 Slide 36 Slide 37 Product List
C8051F38x USB MCU Slide 18
The next phase of the control transfer is the data phase. Depending on the request that was communicated in the setup phase the host will either request data from the device or send data to the device. In this slide the flow diagram is shown for the host expecting the device to return the requested data. As a result of the setup phase, since the request from the host was a GET request the firmware had already loaded the data into the IN endpoint FIFO and set the INPRDY flag to notify the SIE that there is valid data waiting on the host IN request. Once the IN request is received the SIE again determines the validity of the packet and checks the INPRDY bit to make sure the data is ready. If it is not set the SIE automatically generates NAK response to the host. If the bit is set then the SIE sends the data from the FIFO and sets the interrupt flag. Once the interrupt is pended the firmware will load more data to the FIFO and set the INPRDY bit once again. If this is the last packet the firmware will also set the DATAEND bit. This allows the SIE to generate the acknowledge sequence required by the control transfer status phase.
PTM Published on: 2011-06-01