Settings
Fast Delivery
Free Shipping
Incoterms
Payment Types
Marketplace Product
Slide 1
Slide 2
Slide 3
Slide 4
Slide 5
Slide 6
Slide 7
Slide 8
Slide 9
Slide 10
Slide 11
Slide 12
Slide 13
Slide 14
Slide 15
Slide 16
Slide 17
Slide 18
Slide 19
Slide 20
Slide 21
Slide 22
Slide 23
Slide 24
Slide 25
Slide 26
Slide 27
Slide 28
Slide 29
Slide 30
Slide 31
Slide 32
Slide 33
Slide 34
Slide 35
Slide 36
Slide 37
Product List
There is 1 kB of memory available to the USB controller and it is split among the eight endpoints. Endpoint 0 is a 64 Byte memory location that is used for the control transfers during enumeration. The other memory areas are allocated to the remaining endpoints and range in size. The memory can be split such that there are IN and OUT endpoints or they can be used in a double buffered mode. In this case the data is made available to successive transactions and the overall maximum packet size that can be used is half that of the endpoint buffer size. This FIFO space is accessed using the indirect scheme previously outlined using the USB0ADR and USB0DAT registers.
PTM Published on: 2011-06-01
Austria