Datenblatt für EVAL-ADUSB2EBZ AppNote von Analog Devices Inc.

ANALOG DEVICES 7:
AN-1006
APPLICATION NOTE
One Technology Way • P. O. Box 9106 • Norwood, MA 02062-9106, U.S.A. • Tel: 781.329.4700 • Fax: 781.461.3113 • www.analog.com
Using the EVAL-ADUSB2EBZ
by Brett Gildersleeve
Rev. A | Page 1 of 16
INTRODUCTION
The EVAL-ADUSB2EBZ features USB-to-I2C and SPI conversion.
It is compatible with 1.8 V and 3.3 V target devices and allows
for SigmaStudio™ integration for most SigmaDSP® processors.
Its on-board power regulators are capable of supplying the
target board, and it features a standard Aardvark-compatible
programming header. The EVAL-UDSUB2EBZ provides SPI
control of up to five slave devices with a low profile surface-
mount USB miniature Type B connector, and it allows for plug-
and-play operation.
The EVAL-ADUSB2EBZ is ideal for downloading code
and register settings to SigmaDSP processors and codecs
with SigmaStudio. It can also be used for real-time tuning
of SigmaDSP production units with SigmaStudio.
GENERAL DESCRIPTION
The EVAL-ADUSB2EBZ, also known as the USBi, is a standalone
communications interface and programmer for SigmaDSPsystems.
It translates USB control commands from SigmaStudio to the I2C
and SPI communications protocols. The USBi is powered over
the USB cable; therefore, no external power supply is required.
The ribbon cable and 10-pin header form a bridge to the target
board to connect the communications signals to the target IC.
The ribbon cable also carries 5 V power from the USB hub, which
can be used to power the target board if desired.
The on-board regulators enable both 1.8 V and 3.3 V IOVDD
operation, allowing for increased compatibility with target
devices.
Up to five slave devices can be controlled by the USBi simulta-
neously. To control multiple SPI devices, additional latch signals
are provided, although they are not connected to the ribbon cable.
The USBi can be used to control SigmaDSP systems in real time
via SigmaStudio, and is capable of programming an EEPROM
in self-boot systems. It is an ideal solution for in-circuit program-
ming and tuning of prototype systems.
The USBi only supports USB 2.0 interfaces; the USBi will not
work with PCs that only support USB Version 1.0 and USB
Version 1.1.
FUNCTIONAL BLOCK DIAGRAM
EVAL-ADUSB2 (USBi)
POWER
REGULATOR
CYPRESS
USB INTERFACE
USB
CONNECTOR PROGRAMMING
HEADER SIGMA
DSP
TARGET
BOARD
HOST PC
SigmaStudio
1.8V/3.3V
SELECTOR
SWITCH
EEPROM
PROGRAMMING
HEADER EEPROM
08093-001
Figure 1.
AN-1006 Application Note
Rev. A | Page 2 of 16
TABLE OF CONTENTS
Introduction ...................................................................................... 1
General Description ......................................................................... 1
Functional Block Diagram .............................................................. 1
Using the USB Interface with SigmaStudio ................................... 3
Installing the Drivers ................................................................... 3
Adding the USBi to a SigmaStudio Project ............................... 4
Configuring the USBi to Communicate with an IC ................ 4
Configuring the USBi to Communicate with Multiple ICs .... 4
Controlling the USBi .................................................................... 5
Monitoring the USBi .................................................................... 6
Using the USBi to Program a Self-Boot EEPROM .................. 6
Warning ......................................................................................... 6
Circuit Schematics ............................................................................ 7
USB Connector ..............................................................................7
Power Regulator ............................................................................7
Cypress USB Interface ..................................................................8
Crystal Oscillator Schematic ........................................................8
LEDs ................................................................................................9
EEPROM ........................................................................................9
Target Board Power Switch ..........................................................9
Target Board Programming Header ...........................................9
Evaluation Board Schematics and Artwork ................................ 10
Schematics ................................................................................... 10
Board Layout ............................................................................... 12
Bill of Materials ............................................................................... 13
REVISION HISTORY
4/10—Rev. 0 to Rev. A
Changes to General Description Section .......................................1
Added Warning Section ................................................................... 6
5/09—Revision 0: Initial Version
j; Found New Hardware X Analog Devices USEi Fuund New Hardware Wizard Welcome (0 me Found New Hardware Wrzard rmmam raw,“ mar Sawyer may 0mm Mr {-1 H van mam am vnlh an mailman :n w n. "11va M m. n m Wm dn w“ mm m: mm m w Oinmmh: mm: “mm” fizcmmzndzd] mmawrm a M wear: rnaaum Mama] [\EkNexHacmhnuz is!» uabr cm r 1nd New Hardwar: w a Plan: mm“ ,1... mm. and IanaIInlmn mm... each rnr Mehesmwa m these rnaarrnm um». amk hm“ am An hmumswmdlm deram Each, WWW. rmr pm and mm» m. w: beudnvzv rmawr: be mum D Search remavame mama mavw, ED RUM I «mum: mm a lhzxzavch 3\Ana\n§Dewcex rmsamasmmaamusa awe: v Emma C Don‘t agavch mu chum: rm duvev in rrrmu Dwum. thwophm a Grams dew:- duvevhmr a rm whammy "a “magma m9 awry.“ 5mm {2- magmas» ram hardwar- Hamware lnslallalio n ‘ The mm: yau an m|dhg la ma harm: Anahg Bum usa. has nal puma Wm: Lana lesnni Iv vwly I: car-whiny wlh WndwsXF Tel M; W M r3; 9; § rm. gull comm-inn you! innallalinn nl lhi: mm.» my ”3" m malilize m 1:on operation a m. mm. m.- ill-filly .- in In. m M “It mung» Incnmuldx that y... dim lhix Inllallalmn m. amt curl-cl ur. ma..." Vanda In “nu-u on ha. Fused Window: Logo team STUP \mh‘la‘mn
Application Note AN-1006
Rev. A | Page 3 of 16
USING THE USB INTERFACE WITH SIGMASTUDIO
INSTALLING THE DRIVERS
SigmaStudio must be installed to use the USBi. Once
SigmaStudio has been properly installed, connect the USBi to
an available USB port with the included USB cable. At this
point, Windows® XP recognizes the device and prompts the
user to install drivers.
08093-002
Figure 2. Found New Hardware Notification
Select the Install from a list or specific location (Advanced)
option and click Next >.
0
8093-003
Figure 3. Found New Hardware Wizard—Installation
Click Search for the best driver in these locations, then select
Include this location in the search. Click Browse to find the
SigmaStudio 3.0\USB drivers directory.
08093-004
Figure 4. Windows Found New Hardware Wizard—Search and
Installation Options
When the warning about Windows Logo testing appears on the
screen, click Continue Anyway.
08093-005
Figure 5. Windows Logo Testing Warning
E 1 Communication Channels . LISBi IZC 0x58 [104] ‘ DAU1 701 i O... ADAIJ1 7lJ1 IZE Dx7dl116] A |2|3|Jx78l1181 ’ SPIUx1ADHU SPIleZADRIJ ‘ SPIUXBADHU 5 SPIle-tADRIJ 7 SPIUXSADHD SPIUX1ADH1 V i IZC EINGB [104] v W ‘ IZE IMSA [1 06] v O 0 ° ‘
AN-1006 Application Note
Rev. A | Page 4 of 16
ADDING THE USBi TO A SIGMASTUDIO PROJECT
To use the USBi in conjunction with SigmaStudio, first select it
in the Communication Channels subsection of the toolbox in
the Hardware Configuration tab, and add it to the project space.
0
8093-006
Figure 6. Adding the USBi Communication Channel
If SigmaStudio cannot detect the USBi on the USB port of the
computer, then the background of the USB label will be red.
This may happen when the USBi is not connected or when the
drivers are incorrectly installed.
08093-007
Figure 7. USBi Not Detected by SigmaStudio
If SigmaStudio detects the USBi on the USB port of the computer,
the background of the USB label changes to orange.
08093-008
Figure 8. USBi Detected by SigmaStudio
CONFIGURING THE USBi TO COMMUNICATE WITH
AN IC
To use the USBi to communicate with the target IC, connect it
by click-dragging a wire between the blue pin of the USBi and
the green pin of the IC. The corresponding drop-down box of
the USBi automatically fills with the default mode and channel
for that IC.
08093-009
Figure 9. Connecting the USBi to an IC
To change the communication mode and channel, click the
drop-down box and select the appropriate mode and channel
from the list.
08093-010
Figure 10. Selecting the Communications Mode and Channel
CONFIGURING THE USBi TO COMMUNICATE WITH
MULTIPLE ICS
The USBi can communicate with up to five ICs simultaneously.
To communicate with more than one IC, add another IC to the
project and connect it to the next available pin of the USBi.
Multiple Address Operation with I2C
The USBi can support up to four identical devices on the same
bus if the I2C address pins of the target devices are indepen-
dently set to four different addresses, matching the addresses in
the drop-down box in the Hardware Configuration tab of
SigmaStudio.
08093-011
Figure 11. Multiple Address Operation with I2C
‘ SPI 0x1 ADRU v ADAU17EI1 SPI 0x1 ADFH v i Capture Output Data 0 ADAU17U1 Device Power OnIOff . Device Enable/Disable 0 Reset USE Interface SPI 0x1 ADHU v DAU1FU1 SPI DXZADRD v i O i DAU1 701 O.
Application Note AN-1006
Rev. A | Page 5 of 16
Multiple Address Operation with SPI Combined Multiple Latch and Multiple Address
Operation with SPI
The USBi can support up to two identical devices on the same
SPI latch if the SPI address pins of the target devices are indepen-
dently set to two different addresses, matching the addresses in
the drop-down box in the Hardware Configuration tab of
SigmaStudio.
A combination of multiple latch and multiple address schemes
can be used, but the total number of devices cannot exceed five.
CONTROLLING THE USBi
The USBi has several functions for controlling the target hardware.
The control options are accessed in SigmaStudio by right-clicking
on the USB Interface in the Hardware Configuration tab.
08093-012
0
8093-015
Figure 15. USBi Control Menu
Figure 12. Multiple Address Operation with SPI
Capture Output Data
Multiple Latch Operation with SPI This option accesses the Capture Window, which displays a log
of all communication between the PC and the target IC
(see Figure 1
The USBi can support devices on five different SPI latches.
When multiple latches are used, the additional SPI latch signals
from the USBi that are not connected to the ribbon cable need
to be manually wired to the target.
7).
Device Power On/Off
This option switches the line that supplies power to the target
board. By default, the device power is on.
08093-013
Device Enable/Disable
For supported ICs, selecting this option switches the device to
low power mode.
Reset USB Interface
This function performs a software reset of the USB driver, and
causes the Cypress USB microcontroller to reload its firmware.
Figure 13. Multiple Latch Operation with SPI
The locations of extended SPI latch signals are shown in Figure 14.
0x01
0x03
0x02 0x04
0x05
Q1
R12 R11
08093-014
Figure 14. Extended SPI Latch Signal Pinout (Bottom View of Board)
Ia: ms: 11:14] ‘5 II mu 11W] ‘1. . 0 ¢ aw mum WNW Read/wag Maw E rl1~ Made me (sllNana Paamsm Name Address value Dxa Bytes Safelnad me Mr: EQ] EQ 1s4asmg:s,. 11 1.111546 mm, mm, DXFA, 0x39 4 Safeload Wm: Md EQ1 EQ 19405111125” 1 19055 V ME 0x03, 0x54, 0x43 4 Safalnad was Md EQ1 EQ newsingas 2 ELBDQSG mm, mm, nxsc, :1an 4 Safelnad me 11:44:5ur 413145 Win EQ] :Q1s4asmges,. :1 1.9D556 mm, mm uxw, man 4 Safeload Wm: 50- 41am Md EQ1 EQIQWSIndesv. 4 419351: Y oxFF, 0x89, 0x98, exec 4 ' Bbtkate - 7'1“st met Mubeswshmnl 5 a 0x00, 0x00, tum, axon 4 l ahckwme , 772ms Mum Mumst‘aNAI .. 5 0.00097 . mm, mm, mm, mm 4 Ebckkaa -s71ms le-l mnnomux1910 .. 7 1 0x00, 0x30, 0x00. 0x00 4 % Bbckale 11:45:3-571ns NxI-I monmmmn a a 0x00, tum, tum, mm 4 m Safelnad me r750ms campmssm Mnnbchanne‘i, 9 1 uxw,uxau,uxm,uxm 132 | Safeload wme - 750m Cowmssovl MnnuChanne‘St. 42 a 0x00, 0x00, 0x00, 0x00 4 1 Safalnad was - 750mg Cunuvessuvl Muncd’anre‘i 43 2.14575 mm, mm, mm, 0x12 4 ;
AN-1006 Application Note
Rev. A | Page 6 of 16
MONITORING THE USBi
Using the Capture Window, it is possible to view all outgoing
communications transfers from the PC to the target IC. For
each write, the write mode, time of write, cell name (if applica-
ble), parameter name, address, value, data (in decimal and
hexadecimal), and byte length are shown.
For block writes where more than one memory location is
written, only the first location is shown. The expand/collapse
button in the leftmost column allows the user to view the full
data write.
USING THE USBi TO PROGRAM A SELF-BOOT
EEPROM
After compiling a project, the registers and RAM contents
can be written to a target EEPROM for self-boot. To use this
functionality, an EEPROM IC must be connected to the USBi
in the Hardware Configuration window. After verifying that
the EEPROM write protect pin is disabled on the target board,
right-click the target IC (SigmaDSP), and select Write Latest
Compilation to E2PROM.
08093-017
Figure 16. Writing to the Self-Boot EEPROM
WARNING
The USBi has an EEPROM on the I2C bus at Address 0x51, which
it uses to indicate its Vendor ID and Product ID to the PC, as
well as boot its internal program. You should avoid having any
other EEPROMs in your system design at this address. This
EEPROM is not write-protected; therefore, if you attempt to
write to Address 0x51, you will overwrite the USBi's onboard
EEPROM, and the USBi will cease to function. The USBi cannot be
reprogrammed without returning the board to Analog Devices.
Most EEPROMs are set to Address 0x51 by setting its pins A0 = 1
and A1 = A2 = 0.
08093-016
Figure 17. Output Capture Window
Application Note AN-1006
Rev. A | Page 7 of 16
CIRCUIT SCHEMATICS
USB CONNECTOR
The connection between the host PC and the Cypress USB
interface device is via a standard USB cable that carries D+ and
D− signals for data communications, a 5 V power supply, and
ground. The D+ and D− lines are a one-wire communication
interface carried by half-duplex differential signals on a twisted
pair. The clock is embedded in the data using the nonreturn-to-
zero inverted (NRZI) line code. These signal lines connect
directly to pins on the Cypress USB interface.
A surface-mounted USB miniature Type B jack was selected for
its low profile and increasing ubiquity in consumer electronics.
1
VCC
2
D–
3
D+
4
GND
J3
USB-MINI-B-SMD
DMINUS
DPLUS
5V0DD
08093-018
Figure 18. USB Connector Schematic
POWER REGULATOR
The Cypress USB Interface I/O ports are capable of operating in
both 1.8 V and 3.3 V modes, depending on the target device in
the system. Two regulators, one for 5 V to 3.3 V regulation and
the other for 5 V to 1.8 V regulation, run simultaneously when
the board is powered. A switch (S1) is provided to easily switch
the IOVDD supply between the two regulators. LED D4 provides
visual feedback that the board is being supplied with 5 V power
from the PC USB port.
The position of switch S1 should not be changed when the
board is connected to the USB bus.
C21
1.0uF
C20
1.0uF
C19
1.0uF
C17
1.0uF
+C14
10uF
+C13
10uF
+C22
15uF
12
3S1
SPDT
3EN
2
GND
1IN 5
OUT
4
BYP
U7
ADP1711AUJZ-1.8-R7
3EN
2
GND
1IN 5
OUT
4
BYP
U8
ADP1711AUJZ-3.3-R7
C18
10nF
C16
10nF
D4
Red Diffused
R10
475R
TP1
IOVDD
3V3DD1V8DD
5V0DD
3V3DD
1V8DD
08093-019
Figure 19. Power Regulator Schematic
AN-1006 Application Note
Rev. A | Page 8 of 16
CYPRESS USB INTERFACE
The Cypress USB interface is the core of the system, including
all of the necessary functionality to convert USB commands
into corresponding I2C or SPI read/write transfers, and acts as a
FIFO to route data between the host PC and the target device.
CRYSTAL OSCILLATOR SCHEMATIC
The Cypress USB interface is its own clock master, and the board
includes a crystal oscillator circuit with a 24 MHz piezoelectric
crystal resonator to provide stability to the oscillator circuit.
The crystal resonator is driven in parallel by the XTALOUT
and XTALIN pins of the Cypress USB interface.
Y1
24.000MHz
C11
22pF
C27
22pF
08093-021
Figure 20. Crystal Oscillator Schematic
Local to 68053
C1
1.0uF
R5
100k
R6 475R
Y1
24.000MHz
C11
22pF
C27
22pF
C6
0.10uF
C4
0.10uF
+C15
15uF
R15
49R9
D2
BLUE CLEAR
D1
YELLOW DIFFUSED
YELLOW DIFFUSED
D3
R7
475R
475R
475R
R8
R9
2D
AVCC
1D
AVCC
2F
1F AGND
AGND
5A
VCC_IO
VCC_IO
VCC_IO
VCC_IO
VCC_D
VCC_A
5B
7E
8E
5C
1G
1H GND
GND
GND
GND
GND
GND
GND
2H
4A
4B
4C
7D
8D
1E DMINUS
2E DPLUS
8B RESET
1C XTALIN
2C XTALOUT
2B CLKOUT
8G
PA0/INT0 6G
PA1/INT1 8F
PA2/SLOE 7F
PA3/WU2 6F
PA4/FIFOADR0 8C
PA5/FIFOADR1 7C
PA6/PKTEND 6C
PA7/FLAGD/SLCS
3H
PB0/FD[0] 4F
PB1/FD[1] 4H
PB2/FD[2] 4G
PB3/FD[3] 5H
PB4/FD[4] 5G
PB5/FD[5] 5F
PB6/FD[6] 6H
PB7/FD[7]
8A
PD0/FD[8] 7A
PD1/FD[9] 6B
PD2/FD[10] 6A
PD3/FD[11] 3B
PD4/FD[12] 3A
PD5/FD[13] 3C
PD6/FD[14] 2A
PD7/FD[15]
1A RDY0/SLRD
1B RDY1/SLWR
7H CTL0/FLAGA
7G CTL1/FLAGB
8H CTL2/FLAGC
2G IFCLK
7B WAKEUP
3F SCL
3G SDA
U3
CYPRESS_CY7C68053_56BAXI
2
31
5
4
U4
FXLP34P5X
2
31
5
4
U5
FXLP34P5X
2
A
3
GND
1
5
VCCY
VCCA
4
Y
A
GND
VCCY
VCCA
Y
A
GND
VCCY
VCCA
Y
U6
FXLP34P5X
C9
0.10uF C5
0.10uF
C10
0.10uF
C8
0.10uF
C12
0.10uF
R1
10k0 R2
10k0
GND
DPLUS
DMINUS
SCL
SDA
1DD8V3DD3V
CDATA
COUT CLATCH1
CCLK
IOVDD
USB_CLK
IOVDD
BRD_RESET
IOVDD
3V3DD
CLATCH2
CLATCH3
CLATCH4
CLATCH5
USB_PWR_ON
3V3DD
3V3DD
3V3DD
IOVDD
IOVDD
IOVDD
3V3DDIOVDD
IOVDD
0
8093-020
Figure 21. Cypress USB Interface Schematic
Application Note AN-1006
Rev. A | Page 9 of 16
LEDS
The LEDs provide feedback to the user about the status of the
Cypress USB microcontroller.
D2
BLUE CLEAR
D1
YELLOW CLEAR
D3
YELLOW CLEAR
R7
475R
475R
475R
R8
R9
2
31
5
4
U4
FXLP34P5X
2
31
5
4
U5
FXLP34P5X
2
1
5
4
3
U6
FXLP34P5X
3V3DD
3V3DD
3V3DD
3V3DD
IOVDD
IOVDD
TO U3
IOVDD
A
GND
VCCY
VCCA
Y
A
GND
VCCY
VCCA
Y
D
A
A
GN
VCCY
VCC
Y
5V0DD
D4
R10
475R
RED DIFFUSED
0
8093-022
Figure 22. LEDs Schematic
Table 1. LED Functions
Reference
Designator Color Functionality
D1 Yellow I2C mode is active
D2 Blue GPIO LED, for firmware debug purposes
D3 Yellow SPI mode is active
D4 Red 5 V power being is supplied over the USB bus
EEPROM
The EEPROM is an important system element that identifies
the board to the host PC and stores the firmware for the
Cypress USB Interface. The EEPROM is programmed during
manufacturing via the J2 connector.
1A0
2A1
3A2
4GND
8
VCC
7
WP
6
SCL
5
SDA
U1
24AA256-I/ST
C3
0.10uF
1
2
3
J2
R3
10k0 R4
10k0
IOVDD
SCL
SDA
8093-023
0
Figure 23. EEPROM Schematic
TARGET BOARD POWER SWITCH
The USBi is capable of supplying power to the target board after
the Cypress USB microcontroller has finished its boot up process.
The USB_PWR_ON signal connects to the base of Q2 and turns
on both transistors when driven high.
This circuit also enables a software-controlled target reset from
SigmaStudio.
1
B2
E
3
C
Q2
MMBT3904LT1G
1
B
2
C
3E4
C
Q1
FZT705TA
R12
100k
R11
2k00
R13
1k50
R14
10k0
5V0DD 5V0DD_USB
USB_PWR_ON
0
8093-024
LOCAL FOR ADG721
Figure 24. Target Power Switch Schematic
TARGET BOARD PROGRAMMING HEADER
To properly boot the Cypress USB microcontroller from the
EEPROM, it is necessary to remove all other devices from the
I2C bus. The ADG721BRMZ analog switch remains open,
isolating the I2C bus from the target, until the boot process has
completed.
1
3
5
7
9
2
4
6
8
10
11
13 12
14
2X5 CUSTOM RIBBON
J1
5V0DD_USB
CTRL
CTRL
S1
IN1
D1
U2-A
ADG721BRMZ
S2
IN2
D2
U2-B
ADG721BRMZ
C2
0.10uF
SCL
SDA
CDATA
CLATCH1
CCLK BRD_RESET
COUT
USB_CLK
CLATCH2 CLATCH3
CLATCH4 CLATCH5
U
SB_PWR_ON
USB_PWR_ON
3V3DD
8093-025
0
Figure 25. Target Board Programming Header Schematic
‘—Hi4\‘
AN-1006 Application Note
Rev. A | Page 10 of 16
EVALUATION BOARD SCHEMATICS AND ARTWORK
SCHEMATICS
LOCAL TO 68053
LOCAL FOR FXLP34
1A0
2A1
3A2
4GND
8
VCC
7
WP
6
SCL
5
SDA
U1
24AA256-I/ST
C3
0.10uF
C1
1.0uF
R5
100k
R6 475R
Y1
24.000MHz
C7
22pF C11
22pF
C6
0.10uF
C4
0.10uF
+C15
15uF
R15
49R9
D2
BLUE CLEAR
D1
YELLOW CLEAR
D3
YELLOW CLEAR
R7
475R
R8
475R
R9
475R
1
B
2
E
3
C
Q2
MMBT3904LT1G
1
B
2
C
3
E
4
C
Q1
FZT705TA
R13
1k50
R14
10k0
R12
100k
R11
2k00
2D
AVCC
1D
AVCC
2F AGND
1F AGND
5A
VCC_IO
5B
VCC_IO
7E
VCC_IO
8E
VCC_IO
5C
VCC_D
1G
VCC_A
1H GND
2H GND
4A GND
4B GND
4C GND
7D GND
8D GND
1E DMINUS
2E DPLUS
8B RESET
1C XTALIN
2C XTALOUT
2B CLKOUT
8G
PA0/INT0 6G
PA1/INT1 8F
PA2/SLOE 7F
PA3/WU2 6F
PA4/FIFOADR0 8C
PA5/FIFOADR1 7C
PA6/PKTEND 6C
PA7/FLAGD/SLCS
3H
PB0/FD[0] 4F
PB1/FD[1] 4H
PB2/FD[2] 4G
PB3/FD[3] 5H
PB4/FD[4] 5G
PB5/FD[5] 5F
PB6/FD[6] 6H
PB7/FD[7]
8A
PD0/FD[8] 7A
PD1/FD[9] 6B
PD2/FD[10] 6A
PD3/FD[11] 3B
PD4/FD[12] 3A
PD5/FD[13] 3C
PD6/FD[14] 2A
PD7/FD[15]
1A RDY0/SLRD
1B RDY1/SLWR
7H CTL0/FLAGA
7G CTL1/FLAGB
8H CTL2/FLAGC
2G IFCLK
7B WAKEUP
3F SCL
3G SDA
U3
CYPRESS_CY7C68053_56BAXI
2A
3GND
1
VCCA
5
VCCY
4
Y
U4
FXLP34P5X
2A
3GND
1
VCCA
5
VCCY
4
Y
U5
FXLP34P5X
2A
3GND
1
VCCA
5
VCCY
4
Y
U6
FXLP34P5X
C9
0.10uF
C5
0.10uF
C10
0.10uF
C8
0.10uF
C12
0.10uF
R1
10k0
1
2
3
J2
R3
10k0
R4
10k0
R2
10k0
GND
DPLUS
DMINUS
SCL
SDA
1DD8V3DD3V
CDATA
COUT CLATCH1
CCLK
IOVDD
USB_CLK
IOVDD
SCL
SDA
IOVDD
BRD_RESET
IOVDD
3V3DD
CLATCH2
5V0DD 5V0DD_USB
USB_PWR_ON
CLATCH3
CLATCH4
CLATCH5
USB_PWR_ON
3V3DD
3V3DD
3V3DD
IOVDD
IOVDD
IOVDD
3V3DDIOVDD
IOVDD
0
8093-028
Figure 26. Board Schematics Page 1
Application Note AN-1006
Rev. A | Page 11 of 16
LOCAL FOR ADG721
1
VCC
2
D-
3
D+
4
GND
J3
USB-MINI-B-SMD 1
3
5
7
9
2
4
6
8
10
11
13 12
14
J1
2X5 CUSTOM RIBBON
C21
1.0uF
C20
1.0uF
C19
1.0uF
C17
1.0uF
+C14
10uF
+C13
10uF
+C22
15uF
12
3S1
SPDT
3EN
2
GND
1IN 5
OUT
4
BYP
U7
ADP1711AUJZ-1.8-R7
3EN
2
GND
1IN 5
OUT
4
BYP
U8
ADP1711AUJZ-3.3-R7
C18
10nF
C16
10nF
D4
RED DIFFUSED
R10
475R
TP1
CTRL
S1
IN1
D1
U2-A
ADG721BRMZ
CTRL
S2
IN2
D2
U2-B
ADG721BRMZ
C2
0.10uF
DMINUS
DPLUS
5V0DD
SCL
SDA
CDATA
CLATCH1
CCLK TESER_DRBTUOC
USB_CLK
5V0DD_USB
IOVDD
3V3DD1V8DD
5V0DD
3V3DD
1V8DD
CLATCH2 CLATCH3
CLATCH4 CLATCH5
USB_PWR_ON
USB_PWR_ON
3V3DD
08093-029
Figure 27. Board Schematics Page 2
E £1 0 O O o O O D l H O o O o o o o l “‘ nmnz mngn "um EVAL—ADUSBZZ u OBGJHJCE Efflnfi IIII -EflmcE"" IZC ”5 ' EIILILI SDA- SCL C5 U5. . RH 01 c "53am SID D DD SPI ITFI |:.|ul:l1l um l'D 1°! D.D . . Ins . . m IOVDD mg 3 “m 000 E 3:21 E @cn :an IVS @ D3“? NEJDDDILINE m DmLIJnnnlthm Ejm
AN-1006 Application Note
Rev. A | Page 12 of 16
BOARD LAYOUT
08093-026
Figure 28. Board Layout—Top View
08093-027
Figure 29. Board Layout—Bottom View
Application Note AN-1006
Rev. A | Page 13 of 16
BILL OF MATERIALS
Table 2.
Qty
Reference
Designator Description
Manufacturer
Part Number Vendor Vendor Order No.
5 C1, C17, C19
to C21
1.0 μF, 10%, multilayer ceramic, 16 V, X7R (0603) EMK107B7105KA-T Digi-Key 587-1241-1-ND
9 C2 to C6, C8
to C10, C12
0.10 μF, 10%, multilayer ceramic, 16 V, X7R (0402) ECJ-0EX1C104K Digi-Key PCC13490CT-ND
2 C7, C11 22 pF, 5%, multilayer ceramic, 50 V, NP0 (0402) GRM1555C1H220JZ01D Digi-Key 490-1283-1-ND
2 C13, C14 10 μF, 20%, SMD tantalum capacitor, 0805, 6.3 V TCP0J106M8R Digi-Key 511-1447-1-ND
2 C15, C22 15 μF, 20%, SMD tantalum capacitor 0805 6.3 V TCP0J156M8R Digi-Key 511-1448-1-ND
2 C16, C18 10 nF, 5%, multilayer ceramic, 25 V, NP0 (0603) C1608C0G1E103J Digi-Key 445-2664-1-ND
2 D1, D3 LED, yellow clear, 6.0 mcd, 585 nm, 1206 SML-LX1206YC-TR Digi-Key 67-1358-1-ND
1 D2 LED, blue clear, 25 mcd, 470 nm, 1206 SML-LX1206USBC-TR Digi-Key 67-1701-1-ND
1 D4 LED, red diffused, 6.0 mcd, 635 nm, 1206 SML-LX1206IW-TR Digi-Key 67-1003-1-ND
1 J1 Header, 10-way, custom ribbon cable, install
centered on 14-way footprint
RCC-2184-ND Digi-Key RCC-2184-ND
1 J2 3-way socket, 2 mm, single row, 1 × 3 25630301RP2 Digi-Key 2563S-03-ND
1 J3 USB, mini Type B receptacle SMD 54819-0572 Digi-Key WM17116CT-ND
1 Q1 PNP Darlington transistor, SOT223 FZT705TA Digi-Key FZT705CT-ND
1 Q2 NPN general-purpose transistor MMBT3904LT1G Digi-Key MMBT3904LT1GOSCT-ND
4 R1 to R4 10.0 kΩ chip resistor, 1%, 63mW, thick film, 0402 MCR01MZPF1002 Digi-Key RHM10.0KLCT-ND
2 R5, R12 100 kΩ chip resistor, 1%, 63 mW, thick film, 0402 MCR01MZPF1003 Digi-Key RHM100KLCT-ND
5 R6 to R10 475 Ω chip resistor, 1%, 63 mW, thick film, 0402 CRCW0402475RFKED Digi-Key 541-475LCT-ND
1 R11 2.00 kΩ chip resistor, 1%, 63 mW, thick film, 0402 ERJ-2RKF2001X Digi-Key P2.00KLCT-ND
1 R13 1.50 kΩ chip resistor, 1%, 63 mW, thick film, 0402 ERJ-2RKF1501X Digi-Key P1.50KLCT-ND
1 R14 10.0 kΩ chip resistor, 1%, 63 mW, thick film, 0402 MCR01MZPF1002 Digi-Key RHM10.0KLCT-ND
1 R15 49.9 Ω chip resistor, 1%, 63 mW, thick film, 0402 MCR01MZPF49R9 Digi-Key RHM49.9LCT-ND
1 S1 SPDT slide switch SMD J hook CAS-120TA Digi-Key CAS120JCT-ND
1 TP1 Mini test point white 0.040 inch hole diameter,
0.10 inch × 0.020 inch
5002 Digi-Key 5002K-ND
1 U1 256 kb I2C, CMOS serial EEPROM 24AA256-I/ST Digi-Key 24AA256-I/ST-ND
1 U2 CMOS, low voltage, 4 Ω dual SPST switch ADG721BRMZ Analog
Devices
ADG721BRMZ
1 U3 USB microcontroller, I2C (3) 8-bit ports CY7C68053-56BAXI Arrow
Electronics
CY7C68053-56BAXI
3 U4 to U6 Translator, 1-bit, unidirect SC70-5 FXLP34P5X Digi-Key FXLP34P5XCT-ND
1 U7 Adjustable, low dropout voltage regulator, 1.0% ADP1711AUJZ-1.8-R7 Analog
Devices
ADP1711AUJZ-1.8-R7
1 U8 Adjustable, low dropout voltage regulator, 1.0% ADP1711AUJZ-3.3-R7 Analog
Devices
ADP1711AUJZ-3.3-R7
1 Y1 Crystal, 24.000 MHz, SMT 18 pF, 3.2 mm × 2.5 mm ABM8-24.000MHZ-B2-T Digi-Key 535-9138-1-ND
AN-1006 Application Note
Rev. A | Page 14 of 16
NOTES
Application Note AN-1006
Rev. A | Page 15 of 16
NOTES
ANALOG DEVICES www.analng.cnm
AN-1006 Application Note
Rev. A | Page 16 of 16
NOTES
I2C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).
©2009–2010 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
AN08093-0-4/10(A)