Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Slide 24 Slide 25 Product List
PoweringFPGA-Slide18

When the ADP2114 is configured as a single interleaved output capable of delivering 4A, the two 180 degree phase shifted, PWM channels reduce input ripple current and reduce input capacitance. Interleaved operation of the two outputs on the ADP2114 can provide a smaller PCB footprint than a single 4A output regulator that only requires one external inductor.

PTM Published on: 2009-11-10