TDA2005
20W BRIDGE AMPLIFIER FOR CAR RADIO
September 2003
1
2
3
4
5
6
7
9
10
11
8
BOOTSTRAP(1)
INPUT-(1)
SVRR
GND
INPUT-(2)
INPUT+(2)
OUTPUT(2)
+VS
OUTPUT(1)
INPUT+(1)
TAB CONNECTED TO PIN 6
D95AU318
BOOTSTRAP(2)
PIN CONNECTION
MULTIWATT11
ORDERING NUMBERS : TDA2005M (Bridge Appl.)
TDA2005S (Stereo Appl.)
®
High output power : PO = 10 + 10 W@RL = 2Ω, d =
10% ; PO = 20W@RL = 4Ω , d = 1 %.
High reliability of the chip and package with addi-
tional complete safety during operation thanks to
protection against :
.OUTPUT DC AND AC SHORT CIRCUIT TO
GROUND
.OVERRATING CHIP TEMPERATURE
.LOAD DUMP VOLTAGE SURGE
.FORTUITOUS OPEN GROUND
.VERY INDUCTIVE LOADS
Flexibility in use : bridge or stereo booster amplifi-
ers with or without boostrap and with programma-
ble gain and bandwidth.
Space and cost saving : very low number of exter-
nal components, very simple mounting system with
no electrical isolation between the package and the
heatsink (one screw only).
In addition, the circuit offers loudspeaker protec-
tion during short circuit for one wire to ground.
DESCRIPTION
The TDA2005 is class B dual audio power amplifier
in MULTIWATT package specifically designed for
car radio application : power booster amplifiers
are easily designed using this device that provides
a high current capability (up to 3.5 A) and that can
drive very low impedance loads (down to 1.6Ω in
ABSOLUTE MAXIMUM RATINGS
Symbol Parameter Value Unit
VsOperating Supply Voltage 18 V
VsDC Supply Voltage 28 V
VsPeak Supply Voltage (for 50 ms) 40 V
Io (*) Output Peak Current (non repetitive t = 0.1 ms) 4.5 A
Io (*) Output Peak Current (repetitive f ≥ 10 Hz) 3.5 A
Ptot Power Dissipation at Tcase = 60 °C30 W
Tstg, TjStorage and Junction Temperature – 40 to 150 °C
(*) The max. output current is internally limited.
1/18
s... ._,.._:.a.
. us: In.
so: .El! 533
3 Es
.2 .
.-
W
1; :ESHi
.35.. i:
.1
is
:2
Es.
SCHEMATIC DIAGRAM
THERMAL DATA
Symbol Parameter Value Unit
Rth j-case Thermal Resistance Junction-case Max. 3 °C/W
TDA2005
2/18
mm" ofllfl’v‘ + In
2.2m mAzoosu
_‘_
c2 HIV 5 +112 _fl
“‘1‘ TDAmosM B '
‘/ as La
“(11
(Ln-F
“II um
i ll R7
12mm “ In
3V
35
6
s-Lnlin
TDA 2005 M
Figure 1 : Test and Application Circuit (Bridge amplifier)
Figure 2 : P.C. Board and Components Layout of Figure 1 (1:1 scale)
BRIDGE AMPLIFIER APPLICATION (TDA2005M)
TDA2005
3/18
ELECTRICAL CHARACTERISTICS (refer to the Bridge application circuit, Tamb = 25oC, GV = 50dB,
Rth (heatsink) = 4oC/W, unless otherwise specified)
Symbol Parameter Test Conditions Min. Typ. Max. Unit
VsSupply Voltage 8 18 V
Vos Output Offset Voltage (1)
(between pin 8 and pin 10) Vs = 14.4V
Vs = 13.2V 150
150 mV
mV
IdTotal Quiescent Drain Current Vs = 14.4V RL = 4Ω
Vs = 13.2V RL = 3.2Ω75
70 150
160 mA
mA
PoOutput Power d = 10% f = 1 Hz
Vs = 14.4V RL = 4Ω
RL = 3.2Ω
Vs = 13.2V RL = 3.2 Ω
18
20
17
20
22
19
W
d Distortion f = 1kHz
Vs = 14.4V RL = 4Ω
Po = 50mW to 15W
Vs = 13.2V RL = 3.2Ω
Po = 50mW to 13W
1
1
%
%
ViInput Sensitivity f = 1kHz
Po = 2W RL = 4Ω
Po = 2W RL = 3.2Ω9
8mV
mV
RiInput Resistance f = 1kHz 70 kΩ
fLLow Frequency Roll Off (– 3dB) RL = 3.2Ω40 Hz
fHHigh Frequency Roll Off (– 3dB) RL = 3.2Ω20 kHz
GvClosed Loop Voltage Gain f = 1kHz 50 dB
eNTotal Input Noise Voltage Rg = 10kΩ (2) 310
µV
SVR Supply Voltage Rejection Rg = 10kΩ, C4 = 10µF
fripple = 100Hz, Vripple = 0.5V 45 55 dB
h Efficiency Vs = 14.4V, f = 1 kHz
Po = 20W RL = 4Ω
Po = 22W RL = 3.2Ω
Vs = 13.2V, f = 1 kHz
Po = 19W RL = 3.2Ω
60
60
58
%
%
%
TjThermal Shut-down Junction
Temperature Vs = 14.4V, RL = 4Ω
f = 1kHz, Ptot = 13W 145 °C
VOSH Output Voltage with one Side of
the Speaker shorted to ground Vs = 14.4V RL = 4Ω
Vs = 13.2V RL = 3.2Ω2V
Notes : 1. For TDA2005M only
2. Bandwith Filter : 22Hz to 22kHz.
TDA2005
4/18
es
um! )
Ion
an
m
In
m
n
H
6-H"
v51“
n.‘::-
17.):
m
m
i-un
. .
Pom
Figure 5 : Distortion versus Output Power
(bridge amplifier)
BRIDGE AMPLIFIER DESIGN
The following consideraions can be useful when designing a bridge amplifier.
Parameter Single Ended Bridge
Vo max Peak Output Voltage (before clipping) 1
2 (Vs – 2 VCE sat)Vs – 2 VCE sat
Io max Peak Output Current (before clippling) 1
2 VS − 2 VCE sat
RL
VS − 2 VCE sat
RL
Po max RMS Output Power (before clipping) 1
4 (VS − 2 VCE sat)2
2 RL
(VS − 2 VCE sat)2
2 RL
Where : VCE sat = output transistors saturation voltage
VS = allowable supply voltage
RL = load impedance
Figure 3 : Output Offset Voltage versus
Supply Voltage Figure 4 : Distortion versus Output Power
(bridge amplifier)
TDA2005
5/18
5» ml)
5 mm:
.v,
0
“-‘i‘: m
:* ‘Pm fin
, J IDMF
Ct
at: THING—”F “on F
TDA2005 5 I 1" cm "'
u
65 KA OJAF
"L
”MP F) 51‘
nn m
[S IDOAAF
“” 70’— “new
TDAIOOSS m “C"
— N C!
LI '-
1175.1»:
:1 R
L
all,
n5 511
l I!“ In
Voltage and current swings are twice for a bridge
amplifier in comparison with single ended amplifier.
In order words, with the same RL the bridge con-
figuration can deliver an output power that is four
times the output power of a single ended amplifier,
while, with the same max output current the bridge
configuration can deliver an output power that is
twice the output power of a single ended amplifier.
Core must be taken when selecting VS and RL in
order to avoid an output peak current above the
absolute maximum rating.
From the expression for IO max, assuming VS
= 14.4V and VCE sat = 2V, the minimum load that
can be driven by TDA2005 in bridge configuration
is :
RL min = VS − 2 VCEsat
IO max = 14.4 −4
3.5 = 2.97Ω
The voltage gain of the bridge configuration is given
by (see Figure 34) :
GV = V0
V1 = 1 + R1
R2 ⋅ R4
R2 + R4
+ R3
R4
For sufficiently high gains (40 to 50dB) it is possible
to put R2 = R4 and R3 = 2 R1, simplifing the formula
in :
GV = 4 R1
R2
Gv (dB) R1 (Ω)R
2
= R4 (Ω)R
3
(Ω)
40
50 1000
1000 39
12 2000
2000
Figure 6 : Bridge Configuration
Figure 7 : Typical Application Circuit
STEREO AMPLIFIER APPLICATION (TDA2005S)
TDA2005
6/18
ELECTRICAL CHARACTERISTICS (refer to the Stereo application circuit, Tamb = 25oC, GV = 50dB,
Rth (heatsink) = 4oC/W, unless otherwwise specified)
Symbol Parameter Test Conditions Min. Typ. Max. Unit
VsSupply Voltage 8 18 V
VoQuiescent Output Voltage Vs = 14.4V
Vs = 13.2V 6.6
67.2
6.6 7.8
7.2 V
V
IdTotal Quiescent Drain Current Vs = 14.4V
Vs = 13.2V 65
62 120
120 mA
mA
PoOutput Power (each channel) f = 1kHz, d = 10%
Vs = 14.4V RL = 4Ω
RL = 3.2Ω
RL = 2Ω
RL = 1.6Ω
Vs = 13.2V RL = 3.2Ω
RL = 1.6Ω
Vs = 16V RL = 2Ω
6
7
9
10
6
9
6.5
8
10
11
6.5
10
12
W
d Distortion (each channel) f = 1kHz
Vs = 14.4V RL = 4Ω
Po = 50mW to 4W
Vs = 14.4V RL = 2Ω
Po = 50mW to 6W
Vs = 13.2V RL = 3.2Ω
Po = 50mW to 3W
Vs = 13.2V RL = 1.6Ω
Po = 40mW to 6W
0.2
0.3
0.2
0.3
1
1
1
1
%
%
%
%
CT Cross Talk (1) Vs = 14.4V, Vo = 4VRMS
RL = 4Ω, Rg = 5kΩ
f = 1kHz
f = 10kHz 60
45
dB
ViInput Saturation Voltage 300 mV
ViInput Sensitivity f = 1kHz, Po = 1WRL = 4Ω
RL = 3.2Ω6
5.5
mV
RiInput Resistance f = 1kHz 70 200 kΩ
fLLow Frequency Roll Off (– 3dB) RL = 2Ω50 Hz
fHHigh Frequency Roll Off (– 3dB) RL = 2Ω15 kHz
GvVoltage Gain (open loop) f = 1kHz 90 dB
GvVoltage Gain (closed loop) f = 1kHz 48 50 51 dB
D GvClosed Loop Gain Matching 0.5 dB
eNTotal Input Noise Voltage Rg = 10kΩ (2) 1.5 5 µV
SVR Supply Voltage Rejection Rg = 10kΩ, C3 = 10µF
fripple = 100Hz, Vripple = 0.5V 35 45 dB
h Efficiency Vs = 14.4V, f = 1kHz
Po = 6.5W RL = 4Ω
Po = 10W RL = 2Ω
Vs = 13.2V, f = 1kHz
Po = 6.5W RL = 3.2Ω
Po = 100W RL = 1.6Ω
70
60
70
60
%
%
%
%
Notes : 1. For TDA2005M only
2. Bandwith Filter : 22Hz to 22kHz.
TDA2005
7/18
m
a m u u I: vsm
um
v5.11" “on“
5:“:an
vsruv at
vsnw “rm
MI m v w, (m
um.
(w)
I!
u
I m n u u vsm
mu
mm."
m:
N
a n m u u u vsm
2.1
1:
u
s
s
x
n
n In :2 a Is vsm
mm H
m n’ 19' ‘2‘ mm
Figure 10 : Distortion versus Output Power
(Stereo amplifier)
Figure 8 : Quiescent Output Voltage versus
Supply Voltage (Stereo amplifier) Figure 9 : Quiescent Drain Current versus
Supply Voltage (Stereo amplifier)
Figure 11 : Output Power versus Supply Voltage
(Stereo amplifier)
Figure 12 : Output Power versus Supply Voltage
(Stereo amplifier) Figure 13 : Distortion versus Frequency
(Stereo amplifier)
TDA2005
8/18
“m u
m w' m' 10‘ an.) ‘ 1 "1 5“ ‘J‘I'F’
«mu
sz
um
svn
um
” so
so
u: u:
so
to w
m
I z i to to c H
u m‘ In’ mm 3'“
“an."
s»:
(on:
an
no
1 z s I0 20 gum In so loo :oo mm
Figure 14 : Distortion versus Frequency
(Stereo amplifier) Figure 15 : Supply Voltage Rejection versus C3
(Stereo amplifier)
Figure 16 : Supply Voltage Rejection versus
Frequency (Stereo amplifier)
Figure 17 : Supply Voltage Rejection versus
C2 and C3 (Stereo amplifier)
Figure 18 : Supply Voltage Rejection versus
C2 and C3 (Stereo amplifier) Figure 19 : Gain versus Input Sensitivity
(Stereo amplifier)
TDA2005
9/18
m
n
mm
pom)
an
m
z
«mu
54w)
Figure 20 : Gain versus Input Sensitivity
(Stereo amplifier)
Figure 21 : Total Power Dissipation and Efficiency
versus Output Power
(Bridge amplifier)
Figure 22 : Total Power Dissipation and Efficiency
versus Output Power
(Stereo amplifier)
TDA2005
10/18
Comp. Recom.
Value Purpose Larger Than Smaller Than
R1120 kΩOptimization of the Output
Symmetry Smaller Po max Smaller Po max
R21kΩ
R32 kΩ
R4, R512 ΩClosed Loop Gain Setting (see
Bridge Amplifier Design) (*)
R6, R71 ΩFrequency Stability Danger of Oscillation at High
Frequency with Inductive Loads
C12.2 µFInput DC Decoupling
C22.2 µFOptimization of Turn on Pop and
Turn on Delay High Turn on Delay Higher Turn on Pop, Higher
Low Frequency Cut-off,
Increase of Noise
C30.1 µFSupply by Pass Danger of Oscillation
C410 µFRipple Rejection Increase of SVR, Increase of
the Switch-on Time Degradation of SVR.
C5, C7100 µFBootstrapping Increase of Distortion
at low Frequency
C6, C8220 µFFeedback Input DC Decoupling,
Low Frequency Cut-off Higher Low Frequency
Cut-off
C9, C10 0.1 µFFrequency Stability Danger of Oscillation
(*) The closed loop gain must be higher than 32dB.
APPLICATION SUGGESTION
The recommended values of the components are those shown on Bridge applicatiion circuit of Figure 1.
Different values can be used ; the following table can help the designer.
TDA2005
11/18
o'-
:, cs
. .L
'°°" I‘MI , 7 n J I“
mum "n ‘ N
nu TnAzoosM n l
_ r a, a
If um M,
L
h* n
Ql 5 Hn
11‘“ TDAIOOS M I
> C
1 n l
[— 17; W
.
‘CE 515
x 35%
.3 ONE OUT A
Figure 23 : Bridge Amplifier without Boostrap
Figure 24 : P.C. Board and Components Layout of Figure 23 (1:1 scale)
APPLICATION INFORMATION
TDA2005
12/18
lpF
9‘ I0pF -r-Loch
~L~I
mci‘c}!°w cm
150 n “We:
‘1 R: I]
IF
4 " won
CE R3
OUT
. m.
TDAIOOSM
I V 5.,“
{5 nm
5 TDAZDDSMV C3 RI
a) 554% ”N
6 c Q (9 y
9“ O??? 4/
o (L J) .L
v v4 our our
Figure 25 : Low Cost Bridge Amplifier (GV = 42dB)
Figure 26 : P.C. Board and Components Layout of Figure 25 (1:1 scale)
APPLICATION INFORMATION (continued)
TDA2005
13/18
mnmu
"mung
vs-‘u H
‘III
TDA 10055
s—-m.z
man
m
m
a-«m
mm
Figure 27 : 10 + 10 W Stereo Amplifier with Tone Balance and Loudness Control
Figure 28 : Tone Control Response
(circuit of Figure 29)
APPLICATION INFORMATION (continued)
TDA2005
14/18
é” , , %
mm w, v m,
.,,, *‘flF— 22w
vmma ' fl]
- “n "olf
um:
I" u Ill la la In
an
“ MP .. .. -. ..
"1 3M7 Roms
1m [I
m. =
nu Aw
I“ In In "I In
.un EA
.stluv
a) OlllF
{
7 9 n
IIOOAIF
m
'rmzooss cs
C7
. s
flu IMFER
m m w
TDAZDOSS F?
W, as WuF .
Cl
I00”? muF
1—“ twins:
"1 RB
Ci
R5
m
mum
Figure 29 : 20W Bus Amplifier
Figure 30 : Simple 20W Two Way Amplifier (FC = 2kHz)
APPLICATION INFORMATION (continued)
TDA2005
15/18
ch mm m,
.I , lg.
mm! :1 fl ' * ”1
unr may,
L_::_ln
2
c:
g 5 H12 :F'gh
IRA-F TDAIOOSM
+V5
MUTE
SWITCH
s-uln
Figure 31 : Bridge Amplifier Circuit suited for Low-gain Applications (GV = 34dB)
Figure 32 : Example of Muting Circuit
APPLICATION INFORMATION (continued)
TDA2005
16/18
FRO" A |. :Zmfl
swim to PINS
LINE
3
000 ”F
In
5.1"."
vsm
m
1 | = sums
u .Iooo-ns
15.5 —< i="" 54m"="">BUILT-IN PROTECTION SYSTEMS
Load Dump Voltage Surge
The TDA2005 has a circuit which enables it to
withstand a voltage pulse train, on Pin 9, of the type
shown in Figure 34.
If the supply voltage peaks to more than 40V, then
an LC filter must be inserted between the supply
and pin 9, in order to assure that the pulses at pin
9 will be held withing the limits shown.
A suggested LC network is shown in Figure 33. With
this network, a train of pulses with amplitude up to
120V and width of 2ms can be applied at point A.
This type of protection is ON when the supply
voltage (pulse or DC) exceeds 18V. For this reason
the maximum operating supply voltage is 18V.
Figure 33
Figure 34
Short Circuit (AC and DC conditions)
The TDA2005 can withstand a permanent short-cir-
cuit on the output for a supply voltage up to 16V.
Polarity Inversion
High current (up to 10A) can be handled by the
device with no damage for a longer period than the
blow-out time of a quick 2A fuse (normally con-
nected in series with the supply). This feature is
added to avoid destruction, if during fitting to the
car, a mistake on the connection of the supply is
made.
Open Ground
When the ratio is in the ON condition and the
ground is accidentally opened, a standard audio
amplifier will be damaged. On the TDA2005 protec-
tion diodes are included to avoid any damage.
Inductive Load
A protection diode is provided to allow use of the
TDA2005 with inductive loads.
DC Voltage
The maximum operating DC voltage for the
TDA2005 is 18V.
However the device can withstand a DC voltage up
to 28V with no damage. This could occur during
winter if two batteries are series connected to crank
the engine.
Thermal Shut-down
The presence of a thermal limiting circuit offers the
following advantages :
1) an overload on the output (even if it is
permanent), or an excessive ambient
temperature can be easily withstood.
2) the heatsink can have a smaller factor of safety
compared with that of a conventional circuit.
There is no device damage in the case of
excessive junction temperature : all that
happens is that PO (and therefore Ptot) and Id are
reduced.
The maximum allowable power dissipation de-
pends upon the size of the external heatsink (i.e. its
thermal resistance) ; Figure 35 shows the dissipa-
ble power as a function of ambient temperature for
different thermal resistance.
Loudspeaker Protection
The circuit offers loudspeaker protection during
short circuit for one wire to ground.
TDA2005
17/18
u-mm
s-mm
pm PD In
M) (w) m
vsmu
:2 ‘6 firm 1.:
mm:
13
24 11 as
zu
Is a as
12
D A (B
l
0
~50 a so mo hunt) 0 L0 so m 1,35, ('0)
mm"
m
(A)
Vs-Jll v
Rum
mm:
a no so 110 m VmEI'C)
Figure 35 : Maximum Allowable Power Dissipa-
tion versus Ambient Temperature Figure 36 : Output Power and Drain Current ver-
sus Case Temperature
Figure 37 : Output Power and Drain Current ver-
sus Case Temperature
TDA2005
18/18
L7
L1
51
L4
Multiwatt11 V
DIM. mm inch
MIN. TYP. MAX. MIN. TYP. MAX.
A 5 0.197
B 2.65 0.104
C 1.6 0.063
D 1 0.039
E 0.49 0.55 0.019 0.022
F 0.88 0.95 0.035 0.037
G 1.45 1.7 1.95 0.057 0.067 0.077
G1 16.75 17 17.25 0.659 0.669 0.679
H1 19.6 0.772
H2 20.2 0.795
L 21.9 22.2 22.5 0.862 0.874 0.886
L1 21.7 22.1 22.5 0.854 0.87 0.886
L2 17.4 18.1 0.685 0.713
L3 17.25 17.5 17.75 0.679 0.689 0.699
L4 10.3 10.7 10.9 0.406 0.421 0.429
L7 2.65 2.9 0.104 0.114
M 4.25 4.55 4.85 0.167 0.179 0.191
M1 4.73 5.08 5.43 0.186 0.200 0.214
S 1.9 2.6 0.075 0.102
S1 1.9 2.6 0.075 0.102
Dia1 3.65 3.85 0.144 0.152
OUTLINE AND
MECHANICAL DATA
TDA2005
19/18
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted
by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to
change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not
authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners
© 2003 STMicroelectronics - All rights reserved
STMicroelectronics GROUP OF COMPANIES
Australia – Belgium - Brazil - Canada - China – Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Ja-
pan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States
www.st.com
TDA2005
20/18